完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLee Chen-Yien_US
dc.contributor.authorYu Chien-Yingen_US
dc.contributor.authorYu Chia-Jungen_US
dc.date.accessioned2014-12-16T06:14:01Z-
dc.date.available2014-12-16T06:14:01Z-
dc.date.issued2013-06-18en_US
dc.identifier.govdocH03B001/00zh_TW
dc.identifier.govdocH03K003/00zh_TW
dc.identifier.govdocH03H011/26zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/104474-
dc.description.abstractA delay cell includes a first inverted transistor pair, a second inverted transistor pair and a plurality of delay units. The first inverted transistor pair is used to receive an input signal. The second inverted transistor pair is electrically cross-coupled to the first inverted transistor pair and cross-controlled by the first inverted transistor pair. The delay units are cascaded between the first inverted transistor pair and between the second inverted transistor pair, thereby providing a plurality of signal propagation delays sequentially, wherein the input signal is delayed for a pre-determined time by the first inverted transistor pair, the second inverted transistor pair and the delay units which are operated sequentially, thereby creating an output signal corresponding to the pre-determined time. A digitally controlled oscillator including the aforementioned delay cells is provided.zh_TW
dc.language.isozh_TWen_US
dc.titleDelay cell and digitally controlled oscillatorzh_TW
dc.typePatentsen_US
dc.citation.patentcountryUSAzh_TW
dc.citation.patentnumber08466729zh_TW
顯示於類別:專利資料


文件中的檔案:

  1. 08466729.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。