完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLo, Tien-Yuen_US
dc.contributor.authorHung, Chung-Chihen_US
dc.date.accessioned2014-12-08T15:14:25Z-
dc.date.available2014-12-08T15:14:25Z-
dc.date.issued2007en_US
dc.identifier.isbn978-1-4244-1359-1en_US
dc.identifier.urihttp://hdl.handle.net/11536/10988-
dc.description.abstractA continuous-time 4th-order equiripple linear phase G.-C filter with an automatic tuning circuit is presented. A high speed OTA based on the inverter structure is realized. The combined CMFF and CMFB circuit ensures the input and output common-mode stability. The gain performance could be maintained by combining a negative resistor at the output nodes. Transconductance tuning can be achieved by adjusting the bulk voltage by using the Deep-NWELL technology. Through the use of the OTA as a building block with a modified automatic tuning scheme, the filter -3dB cutoff frequency is 1GHz with the group delay less than 4% variation up to 1.5fc frequency. The -43dB of IM3 at filter cutoff frequency is obtained with -4dbm two tone signals. Implemented in 0.18-mu m CMOS process, the chip occupies 1mm(2) and consumes 175mW at a 1.5-V supply voltage.en_US
dc.language.isoen_USen_US
dc.titleA 1 GHz OTA-Based low-pass filter with a high-speed automatic tuning schemeen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERSen_US
dc.citation.spage408en_US
dc.citation.epage411en_US
dc.contributor.department電信工程研究所zh_TW
dc.contributor.departmentInstitute of Communications Engineeringen_US
dc.identifier.wosnumberWOS:000253273200103-
顯示於類別:會議論文