Full metadata record
DC FieldValueLanguage
dc.contributor.authorLiu, Wei-Changen_US
dc.contributor.authorWei, Ting-Chenen_US
dc.contributor.authorHuang, Ya-Shiueen_US
dc.contributor.authorChan, Ching-Daen_US
dc.contributor.authorJou, Shyh-Jyeen_US
dc.date.accessioned2015-07-21T08:29:01Z-
dc.date.available2015-07-21T08:29:01Z-
dc.date.issued2015-02-01en_US
dc.identifier.issn1549-8328en_US
dc.identifier.urihttp://dx.doi.org/10.1109/TCSI.2014.2361035en_US
dc.identifier.urihttp://hdl.handle.net/11536/124352-
dc.description.abstractIn this paper, a detection and estimation scheme and its architecture design for synchronization in 60 GHz indoor wireless transmission are presented. With the complementary Golay sequence based preamble structure, the proposed synchronization scheme is designed to detect the preamble and symbol boundary, estimate the frequency offset within a unified architecture. For the very high sampling speed at 60 GHz transmission, the architecture is designed as 8x-parallelism with feed-forward data path. This architecture supports the single carrier (SC) and orthogonal frequency-division multiplexing (OFDM) transmissions of both IEEE 802.15.3c and IEEE 802.11ad standards. The synchronization module is implemented as a part of a digital baseband receiver for IEEE 802.15.3c. The tolerance of maximum frequency offset is about 114.58 ppm and 171.87 ppm for SC and OFDM mode, respectively. The implementation result shows that it takes about 0.84 mm(2) of area (equivalent to 307 k gate counts). The power consumption is about 59 mW in SC mode and 96 mW in OFDM (HSI) mode when operating at 1.76 GHz and 2.64 GHz chip rate, respectively.en_US
dc.language.isoen_USen_US
dc.subjectCFOen_US
dc.subjectIEEE 802.11aden_US
dc.subjectIEEE 802.15.3cen_US
dc.subjectOFDMen_US
dc.subjectpreamble detectionen_US
dc.subjectSCen_US
dc.subjectSFOen_US
dc.subjectsymbol boundary detectionen_US
dc.subjectsynchronizationen_US
dc.subject60 GHzen_US
dc.titleAll-Digital Synchronization for SC/OFDM Mode of IEEE 802.15.3c and IEEE 802.11aden_US
dc.typeArticleen_US
dc.identifier.doi10.1109/TCSI.2014.2361035en_US
dc.identifier.journalIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERSen_US
dc.citation.volume62en_US
dc.citation.spage545en_US
dc.citation.epage553en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000349399800023en_US
dc.citation.woscount0en_US
Appears in Collections:Articles