完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Tsui, Bing-Yue | en_US |
dc.contributor.author | Shih, Jhe-Ju | en_US |
dc.contributor.author | Lin, Han-Chi | en_US |
dc.contributor.author | Lin, Chiung-Yuan | en_US |
dc.date.accessioned | 2015-07-21T08:29:35Z | - |
dc.date.available | 2015-07-21T08:29:35Z | - |
dc.date.issued | 2015-05-01 | en_US |
dc.identifier.issn | 0038-1101 | en_US |
dc.identifier.uri | http://dx.doi.org/10.1016/j.sse.2015.02.017 | en_US |
dc.identifier.uri | http://hdl.handle.net/11536/124664 | - |
dc.description.abstract | In this work, the effect of dopant segregation on the NiGe/n-Ge contact is studied by experiments and first-principles calculations. Both Al-contacted and NiGe-contacted n(+)/p junctions were fabricated. Phosphorus and arsenic ions were Implanted Before Germanide (IBG) formation or Implanted After Germanide (IAG) formation. The NiGe-contacted junction always exhibit higher forward current than the Al-contacted junction due to dopant segregation. First principles calculations predict that phosphorus atoms tend to segregate on both NiGe side and Ge side while arsenic atoms tend to segregate at Ge side. Since phosphorus has higher activation level and lower diffusion coefficient than arsenic, we propose a phosphorus IBG + arsenic IAG process. Shallow n(+)/p junction with junction depth 90 nm below the NiGe/Ge interface is achieved. The lowest and average contact resistivity is 2 x 10(-6) Omega cm(2) and 6.7 x 10(-6) Omega cm(2), respectively. Methods which can further reduce the junction depth and contact resistivity are suggested. (C) 2015 Elsevier Ltd. All rights reserved. | en_US |
dc.language.iso | en_US | en_US |
dc.subject | Germanium | en_US |
dc.subject | Shallow junction | en_US |
dc.subject | Contact resistance | en_US |
dc.subject | Nickel germanide | en_US |
dc.title | A study on NiGe-contacted Ge n(+)/p Ge shallow junction prepared by dopant segregation technique | en_US |
dc.type | Article | en_US |
dc.identifier.doi | 10.1016/j.sse.2015.02.017 | en_US |
dc.identifier.journal | SOLID-STATE ELECTRONICS | en_US |
dc.citation.volume | 107 | en_US |
dc.citation.spage | 40 | en_US |
dc.citation.epage | 46 | en_US |
dc.contributor.department | 電子工程學系及電子研究所 | zh_TW |
dc.contributor.department | Department of Electronics Engineering and Institute of Electronics | en_US |
dc.identifier.wosnumber | WOS:000352669000008 | en_US |
dc.citation.woscount | 0 | en_US |
顯示於類別: | 期刊論文 |