完整後設資料紀錄
DC 欄位語言
dc.contributor.authorTing, Yi-Chingen_US
dc.contributor.authorChang, Tian-Sheuanen_US
dc.date.accessioned2015-07-21T08:31:16Z-
dc.date.available2015-07-21T08:31:16Z-
dc.date.issued2014-01-01en_US
dc.identifier.isbn978-1-4799-3432-4en_US
dc.identifier.issn0271-4302en_US
dc.identifier.urihttp://hdl.handle.net/11536/124905-
dc.description.abstractThis paper proposes a fast hardware friendly intra block size selection algorithm with simple gradient calculations and the bottom-up structure to solve the high computational demand of intra prediction in the latest HEVC (High Efficiency Video Coding) standard. The simulation results show that the proposed algorithm can save 57.3% encoding time in average for all-intra main case compared to the default encoding scheme in HM-9.0rc1, with slightly 2.2% BD-rate increases.en_US
dc.language.isoen_USen_US
dc.titleGradient-Based PU Size Selection For HEVC Intra Predictionen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS)en_US
dc.citation.spage1929en_US
dc.citation.epage1932en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000346488600484en_US
dc.citation.woscount0en_US
顯示於類別:會議論文