| 標題: | DESIGN OF 2xV(DD) LOGIC GATES WITH ONLY 1xV(DD) DEVICES IN NANOSCALE CMOS TECHNOLOGY |
| 作者: | Chiu, Po-Yen Ker, Ming-Dou 電機學院 College of Electrical and Computer Engineering |
| 公開日期: | 1-一月-2013 |
| 摘要: | The novel 2xV(DD) NOT, NAND, and NOR logic gates have been designed and implemented in a nanoscale CMOS process with only 1xV(DD) devices. With the proposed dynamic source bias technique, the logic gates can be designed to have 2xV(DD) tolerant capability. Thus, the new 2xV(DD) logic gates can be operated under 2xV(DD) voltage environment without suffering the gate-oxide reliability issue. |
| URI: | http://hdl.handle.net/11536/125063 |
| ISBN: | 978-1-4799-1166-0 |
| ISSN: | 2164-1676 |
| 期刊: | 2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC) |
| 起始頁: | 33 |
| 結束頁: | 36 |
| 顯示於類別： | 會議論文 |
- Design of 2 x V-DD-Tolerant I/O Buffer With PVT Compensation Realized by Only 1 x V-DD Thin-Oxide Devices / Ker, Ming-Dou;Chiu, Po-Yen
- Design of mixed-voltage I/O buffer by using NMOS-blocking technique / Ker, Ming-Dou;Chen, Shih-Lun
- THE ANALYSIS AND DESIGN OF CMOS MULTIDRAIN LOGIC AND STACKED MULTIDRAIN LOGIC / WU, CY;WANG, JS;TSAI, MK
- High-Voltage-Tolerant ESD Clamp Circuit With Low Standby Leakage in Nanoscale CMOS Process / Ker, Ming-Dou;Lin, Chun-Yu
- A new true-single-phase-clocking BiCMOS dynamic pipelined logic family for high-speed, low-voltage pipelined system applications / Tseng, YK;Wu, CY
Loading...