標題: The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs
作者: Ker, MD
Lin, KH
電機學院
College of Electrical and Computer Engineering
關鍵字: electrostatic discharge (ESD);power-rail ESD clamp circuit;latchup;transient latchup (TLU);transmission line pulsing (TLP)
公開日期: 1-八月-2005
摘要: The holding voltage of the high-voltage devices in snapback breakdown condition has been found to be much smaller than the power supply voltage. Such characteristics will cause the LCD driver ICs to be susceptible to the latchup-like danger in the practical system applications, especially while these devices are used in the power-rail ESD clamp circuit. A new latchup-free design on the power-rail ESD clamp circuit with stacked-field-oxide structure is proposed and successfully verified in a 0.25-mu m 40-V CMOS process to achieve the desired ESD level. The total holding voltage of the stacked-field-oxide structure in snapback breakdown condition can be larger than the power supply voltage. Therefore, latchup or latchup-like issues can be avoided by stacked-field-oxide structures for the IC applications with power supply of 40 V.
URI: http://dx.doi.org/10.1109/JSSC.2005.852046
http://hdl.handle.net/11536/13432
ISSN: 0018-9200
DOI: 10.1109/JSSC.2005.852046
期刊: IEEE JOURNAL OF SOLID-STATE CIRCUITS
Volume: 40
Issue: 8
起始頁: 1751
結束頁: 1759
顯示於類別:期刊論文


文件中的檔案:

  1. 000230761900019.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。