完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLin, Chi-Shiungen_US
dc.contributor.authorLin, Yu-Chunen_US
dc.contributor.authorJou, Shyh-Jyeen_US
dc.contributor.authorShiou, Mun-Tianen_US
dc.date.accessioned2017-04-21T06:49:05Z-
dc.date.available2017-04-21T06:49:05Z-
dc.date.issued2007en_US
dc.identifier.isbn978-1-4244-0786-6en_US
dc.identifier.urihttp://hdl.handle.net/11536/135672-
dc.description.abstractAn all digital 3.5Gbps blind Adaptive Decision Feedback Equalizer (ADFE) is designed for 10GBase-LX4 IEEE 802.3ae standard. It uses 5 parallel equalization blocks each with 6 taps and 4 taps for each Feed-Forward Equalizer (FFE) and Feed-Back Equalizer (FBE). This concurrent ADFE has core area of 0.864 x 0.864 mm(2) with operation up to 3.5 Gbps using 1.2-V supply in a 0.13 um CMOS process. It dissipates 94 mW when working at 3.125 Gbps.en_US
dc.language.isoen_USen_US
dc.titleConcurrent digital Adaptive Decision Feedback Equalizer for 10GBase-LX4 Ethernet systemen_US
dc.typeProceedings Paperen_US
dc.identifier.journalPROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCEen_US
dc.citation.spage289en_US
dc.citation.epage+en_US
dc.contributor.department電機工程學系zh_TW
dc.contributor.departmentDepartment of Electrical and Computer Engineeringen_US
dc.identifier.wosnumberWOS:000252233200066en_US
dc.citation.woscount2en_US
顯示於類別:會議論文