Full metadata record
DC FieldValueLanguage
dc.contributor.authorChiu, Wei-Lanen_US
dc.contributor.authorLu, Chia-Lingen_US
dc.contributor.authorLin, Han-Wenen_US
dc.contributor.authorLiu, Chien-Minen_US
dc.contributor.authorHuang, Yi-Saen_US
dc.contributor.authorLu, Tien-Linen_US
dc.contributor.authorLiu, Tao-Chien_US
dc.contributor.authorHsiao, Hsiang-Yaoen_US
dc.contributor.authorChen, Chihen_US
dc.contributor.authorKuo, Jui-Chaoen_US
dc.contributor.authorTu, King-Ningen_US
dc.date.accessioned2017-04-21T06:48:31Z-
dc.date.available2017-04-21T06:48:31Z-
dc.date.issued2015en_US
dc.identifier.isbn978-4-9040-9013-8en_US
dc.identifier.urihttp://hdl.handle.net/11536/136049-
dc.description.abstractDue to the thousands of microbumps on a chip for 3D ICs, the precise control of the microstructure of all the material is required. The nearly < 111 >-oriented nanotwinned and fine-grained Cu was electroplated on a Si wafer surface and annealed at 400-500 C for 1 h, many extremely large < 100 > oriented Cu crystals with grain sizes ranging from 200 to 400 um were obtained. The < 111 >-oriented Cu grains were transformed into super-large < 100 >-oriented grains after the annealing. In addition, we patterned the < 111 >-oriented Cu films into pad arrays of 25 to 100 um in diameter and annealed the nanotwinned Cu pads with same conditions. An array of < 100 >-oriented single crystals Cu pads can be obtained. Otherwise, single-crystal nano wire growth displays a process by one-dimensional anisotropic growth, in which the growth along the axial direction is much faster than in the radial direction. This study reported here a bulk-type two-dimensional crystal growth of an array of numerous < 100 >-oriented single crystals of Cu on Si. The growth process in 3D IC has the potential for microbump applications packaging technology.en_US
dc.language.isoen_USen_US
dc.subject< 100 >-oriented Cuen_US
dc.subjectnanotwinned copperen_US
dc.subjectabnormal grain growthen_US
dc.titleFabrication of arrays of (100) Cu under-bump-metallization for 3D IC packagingen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2015 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING AND IMAPS ALL ASIA CONFERENCE (ICEP-IAAC)en_US
dc.citation.spage518en_US
dc.citation.epage522en_US
dc.contributor.department材料科學與工程學系zh_TW
dc.contributor.departmentDepartment of Materials Science and Engineeringen_US
dc.identifier.wosnumberWOS:000380587700070en_US
dc.citation.woscount0en_US
Appears in Collections:Conferences Paper