完整後設資料紀錄
DC 欄位語言
dc.contributor.authorXiao, An-Tiaen_US
dc.contributor.authorYang, Shiang-Renen_US
dc.contributor.authorMiao, Yuan-Hsiangen_US
dc.contributor.authorCheng, Ching-Hwaen_US
dc.contributor.authorGuo, Jiun-Inen_US
dc.date.accessioned2017-04-21T06:48:29Z-
dc.date.available2017-04-21T06:48:29Z-
dc.date.issued2015en_US
dc.identifier.isbn978-1-4799-6275-4en_US
dc.identifier.urihttp://hdl.handle.net/11536/136082-
dc.description.abstractVoltage scaling is an efficient way to reduce dynamic power consumption for digital circuits. In this paper, a hierarchical multiple voltage ( HMulti-Vdd) technology is proposed to design a power-aware H.264 intra-frame encoder for wireless panoramic endoscope applications. The proposed design adopts quad supply voltages to reduce power consumption without performance degradation. A progressive voltage difference technique is adopted in the proposed design for preventing from the penalty from using level shifters on performance and power consumption. The quad-voltage test chip has been successfully validated and has shown a 40% average reduction of power consumption, as compared to the same design using a single supply voltage.en_US
dc.language.isoen_USen_US
dc.subjectmultiple-voltage low power designen_US
dc.subjectH.264 encoderen_US
dc.subjectpower-aware designen_US
dc.titleA Power-Aware Quad-Voltage H.264 Encoder Chip for Wireless Panoramic Endoscope Applicationsen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2015 International symposium on VLSI Design, Automation and Test (VLSI-DAT)en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000380584400044en_US
dc.citation.woscount0en_US
顯示於類別:會議論文