完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChou, Tsung-Penen_US
dc.contributor.authorWang, Wan-Ruen_US
dc.contributor.authorChang, Tian Sheuanen_US
dc.date.accessioned2017-04-21T06:48:49Z-
dc.date.available2017-04-21T06:48:49Z-
dc.date.issued2015en_US
dc.identifier.isbn978-1-4799-8058-1en_US
dc.identifier.urihttp://hdl.handle.net/11536/136322-
dc.description.abstractStroke rehabilitation with EEG-based brain computer interface enables interaction within injury neurons and restoration of original functions in motor area of brain. However, many approaches usually require high complexity for reliable detection and result in achieving real time computation difficultly. This study proposes a real time low complexity BCI interface for stroke rehabilitation, which is based on Filter-Bank Common Spatial Pattern (FBCSP) method. For reducing complexity purpose, EEG channels (electrodes) are reduced from 19 channels to 4 channels which are Fz, C3, Cz, and C4. Furthermore, the filter bank is reduced from five bands to three bands which are 4-7Hz, 8-12Hz, and 13-30Hz. We also develop a real time scheme by using one-second timing window for EEG analysis and adaptive algorithm to fit time-varying EEG. This approach not only reduces 87% computational complexity but also shows over 80% accuracy for offline analysis and 68% accuracy for online implementation within one-second response time.en_US
dc.language.isoen_USen_US
dc.subjectStroke rehabilitationen_US
dc.subjectBCIen_US
dc.subjectReal timeen_US
dc.subjectFBCSPen_US
dc.subjectLow complexityen_US
dc.titleLow Complexity Real Time BCI for Stroke Rehabilitationen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2015 IEEE INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP)en_US
dc.citation.spage809en_US
dc.citation.epage812en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000380506600170en_US
dc.citation.woscount1en_US
顯示於類別:會議論文