完整後設資料紀錄
DC 欄位語言
dc.contributor.authorWang, I-Tingen_US
dc.contributor.authorLin, Yen-Chuanen_US
dc.contributor.authorWang, Yu -Fenen_US
dc.contributor.authorHsu, Chung-Weien_US
dc.contributor.authorHou, Tuo-Hungen_US
dc.date.accessioned2017-04-21T06:49:21Z-
dc.date.available2017-04-21T06:49:21Z-
dc.date.issued2014en_US
dc.identifier.isbn978-1-4799-8000-0en_US
dc.identifier.urihttp://hdl.handle.net/11536/136406-
dc.description.abstractA high-density 3D synaptic architecture based on self-rectifying Ta/TaOx/TiO2/Ti RRAM is proposed as an energy- and cost-efficient neuromorphic computation hardware. The device shows excellent analog synaptic features that can be accurately described by the physical and compact models. Ultra-low energy consumption comparable to that of a biological synapse (<10 fJ/spike) has been demonstrated for the first time.en_US
dc.language.isoen_USen_US
dc.title3D Synaptic Architecture with Ultralow sub-10 fJ Energy per Spike for Neuromorphic Computationen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000370384800165en_US
dc.citation.woscount0en_US
顯示於類別:會議論文