完整後設資料紀錄
DC 欄位語言
dc.contributor.author柯享雨zh_TW
dc.contributor.author蔡淳仁zh_TW
dc.contributor.authorKo,Hsiang-Yuen_US
dc.contributor.authorTsai,Chun-Jenen_US
dc.date.accessioned2018-01-24T07:43:29Z-
dc.date.available2018-01-24T07:43:29Z-
dc.date.issued2015en_US
dc.identifier.urihttp://etd.lib.nctu.edu.tw/cdrfb3/record/nctu/#GT070256075en_US
dc.identifier.urihttp://hdl.handle.net/11536/143480-
dc.description.abstract  本論文主旨是在Xilinx ZedBoard平台建立起Heterogeneous System Architecture (HSA) 整個Runtime執行環境用以實現ARM與GPU的協同運算。 在當前HSA官方提供的原始碼只能適用於AMD官方的x86 APU產品協同運算,無法支援在其它平台下運作。本論文逐一分析了HSA官方的x86實作版本並且把它們各自移植到ZedBoard上的Xilinx Zynq 7020 SoC,由Zynq內的雙核心ARM IPs及Zynq 內的FPGA IP所合成出的Virtual GPU進行協同運作。整體設計上共移植了兩份User-space libraries、一份Kernel-space driver,另外則是在整個流程最後面新建立了一份負責與硬體實際進行溝通的Kernel-space driver。zh_TW
dc.description.abstract  In this thesis, we present a solution for running Heterogeneous System Architecture (HSA) Runtime on ZedBoard to cooperate with the GPU that will be designed on FPGA in the near future. The contemporary sample code for running Heterogeneous System Architecture Runtime only works on AMD’s x86 APU, no other platform is supported. In the thesis, we analysis the sample code for running Heterogeneous System Architecture Runtime on x86 platform and ported them to ZedBoard, which contains a two cores ARM Cortex-A9 & Xilinx Zynq 7020 FPGA. In all the works, two user space program and one kernel driver are ported. A new driver for interacting with our packet processor, which is on FPGA, is also created.en_US
dc.language.isozh_TWen_US
dc.subject異質多核心zh_TW
dc.subject平行計算zh_TW
dc.subjectKaverien_US
dc.subjectHSAen_US
dc.subjectHeterogeneous System Architectureen_US
dc.subjectRuntimeen_US
dc.subjectAMDKFDen_US
dc.titleHSA異質多核心軟體環境至ZedBoard的移植zh_TW
dc.titlePorting of Heterogeneous System Architecture Runtime to ZedBoarden_US
dc.typeThesisen_US
dc.contributor.department資訊科學與工程研究所zh_TW
顯示於類別:畢業論文