完整後設資料紀錄
DC 欄位語言
dc.contributor.authorTsai, Ming-Lien_US
dc.contributor.authorChang, Yun-Pinen_US
dc.contributor.authorChien, Chao-Hsinen_US
dc.date.accessioned2018-08-21T05:53:49Z-
dc.date.available2018-08-21T05:53:49Z-
dc.date.issued2018-07-01en_US
dc.identifier.issn0741-3106en_US
dc.identifier.urihttp://dx.doi.org/10.1109/LED.2018.2838118en_US
dc.identifier.urihttp://hdl.handle.net/11536/145205-
dc.description.abstractIn this study, a Pt/GaSb Schottky diode with impressive rectifying behavior is used for the first time in the fabrication of a GaSb p-channel Schottkybarrier metal-oxide-semiconductor field-effect transistor (MOSFET). A gate-last integration scheme was employed to fabricate the MOSFET. Compared with a MOSFET with a Ni-alloy source and drain (S/D), the MOSFET with a Pt-alloy S/D can endure higher thermal stress during atomic layer deposition at 250 degrees C for 1 h without significant junction degradation. This high endurance to thermal stress is because Pt alloy has a lower reactivity to GaSb and a higher crystallization temperature. As a result, a record high ON/OFF ratio of 3 x 10(4) is reported for the GaSb Schottky-barrier MOSFET; an effective hole mobility of approximately 82 cm(2)V(-1)s(-1) is achieved.en_US
dc.language.isoen_USen_US
dc.subjectGallium antimonideen_US
dc.subjectmetal source/drainen_US
dc.subjectplatinum alloysen_US
dc.subjectSchottky barriersen_US
dc.titleEnhancing the Thermal Stability of GaSb Schottky-Barrier MOSFET With Pt Source/Drainen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/LED.2018.2838118en_US
dc.identifier.journalIEEE ELECTRON DEVICE LETTERSen_US
dc.citation.volume39en_US
dc.citation.spage939en_US
dc.citation.epage942en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000437087400004en_US
顯示於類別:期刊論文