完整後設資料紀錄
DC 欄位語言
dc.contributor.authorWu, Chia-Hsunen_US
dc.contributor.authorHan, Ping-Chengen_US
dc.contributor.authorLiu, Shih-Chienen_US
dc.contributor.authorHsieh, Ting-Enen_US
dc.contributor.authorLumbantoruan, Franky Juandaen_US
dc.contributor.authorHo, Yu-Hsuanen_US
dc.contributor.authorChen, Jian-Youen_US
dc.contributor.authorYang, Kun-Shengen_US
dc.contributor.authorWang, Huan-Chungen_US
dc.contributor.authorLin, Yen-Kuen_US
dc.contributor.authorChang, Po-Chunen_US
dc.contributor.authorLuc, Quang Hoen_US
dc.contributor.authorLin, Yueh-Chinen_US
dc.contributor.authorChang, Edward Yien_US
dc.date.accessioned2018-08-21T05:53:49Z-
dc.date.available2018-08-21T05:53:49Z-
dc.date.issued2018-07-01en_US
dc.identifier.issn0741-3106en_US
dc.identifier.urihttp://dx.doi.org/10.1109/LED.2018.2825645en_US
dc.identifier.urihttp://hdl.handle.net/11536/145206-
dc.description.abstractA GaN metal-insulator-semiconductor-high electron mobility transistor (HEMT) using hybrid ferroelectric charge trap gate stack (FEG-HEMT) is demonstrated for normally-OFF operation. The ferroelectric (FE) polarization increases the number of trapped charges in the HfON charge trapping layer, leading to high positive threshold voltage (V-th) shift for the normally-OFF device. Besides, under the positive bias temperature instability (PBTI) test, the internal electric field induced by FE polarization causes smoother slope of the conduction band in FE gate stack, resulting in better V-th stability. With the proposed hybrid FE charge trap gate stack, the device exhibits a high V-th of +2.71 V at I-DS = 1 mu A/mm, a high maximum current density of 820 mA/mm and low on-resistance (R-ON) of 11.1 Omega . mm. The FE device also shows good V-th-temperature stability compared to the non-FE device results. Besides, a high current device with 40 A is also fabricated in this letter to demonstrate the feasibility of the proposed FEG-HEMT device for high power device application.en_US
dc.language.isoen_USen_US
dc.subjectAlGaN/GaNen_US
dc.subjectmetal-insulator-semiconductor (MIS)-HEMTen_US
dc.subjectenhancement-modeen_US
dc.subjectnormally-OFFen_US
dc.subjectferroelectric materialsen_US
dc.subjectcharge trap gate stacken_US
dc.titleHigh-Performance Normally-OFF GaN MIS-HEMTs Using Hybrid Ferroelectric Charge Trap Gate Stack (FEG-HEMT) for Power Device Applicationsen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/LED.2018.2825645en_US
dc.identifier.journalIEEE ELECTRON DEVICE LETTERSen_US
dc.citation.volume39en_US
dc.citation.spage991en_US
dc.citation.epage994en_US
dc.contributor.department材料科學與工程學系zh_TW
dc.contributor.department光電系統研究所zh_TW
dc.contributor.department照明與能源光電研究所zh_TW
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.department國際半導體學院zh_TW
dc.contributor.departmentDepartment of Materials Science and Engineeringen_US
dc.contributor.departmentInstitute of Photonic Systemen_US
dc.contributor.departmentInstitute of Lighting and Energy Photonicsen_US
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.contributor.departmentInternational College of Semiconductor Technologyen_US
dc.identifier.wosnumberWOS:000437087400017en_US
顯示於類別:期刊論文