完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, Po-Hengen_US
dc.contributor.authorChen, Che-Shengen_US
dc.contributor.authorChou, Mei-Fenen_US
dc.contributor.authorWen, Kuei-Annen_US
dc.date.accessioned2014-12-08T15:20:30Z-
dc.date.available2014-12-08T15:20:30Z-
dc.date.issued2010en_US
dc.identifier.isbn978-1-4244-5307-8en_US
dc.identifier.urihttp://hdl.handle.net/11536/14606-
dc.description.abstractThis paper presents a fully integrated multi- band frequency synthesizer implemented in CMOS 0.18 mu m process with ripple-free circuit in a single loop. The synthesizer is designed for GSM/ DCS/WIMAX/WLAN (802.11a/b/g) systems applying to IQ phase based transceivers. The proposed synthesizer with ripple-free circuit can reduce the amplitude of control voltage ripple. The synthesizer performs the suppression of 31.4dB in the spectrum of reference-spur and the peak-to-peak jitter with 74% improvement compared to the conventional single loop synthesizer design.en_US
dc.language.isoen_USen_US
dc.titleA Multi-band Frequency Synthesizer for GSM/DCS/WIMAX/WLAN Applications with Ripple-free Circuiten_US
dc.typeProceedings Paperen_US
dc.identifier.journalINTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES'10): CONFERENCE PROCEEDINGSen_US
dc.citation.spage169en_US
dc.citation.epage172en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000299392000040-
顯示於類別:會議論文