統計資料
總造訪次數
| 檢視 | |
|---|---|
| Modeling the Variability Caused by Random Grain Boundary and Trap-location Induced Asymmetrical Read Behavior for a Tight-pitch Vertical Gate 3D NAND Flash Memory Using Double-Gate Thin-Film Transistor (TFT) Device | 19 |
本月總瀏覽
| 九月 2025 | 十月 2025 | 十一月 2025 | 十二月 2025 | 一月 2026 | 二月 2026 | 三月 2026 | |
|---|---|---|---|---|---|---|---|
| Modeling the Variability Caused by Random Grain Boundary and Trap-location Induced Asymmetrical Read Behavior for a Tight-pitch Vertical Gate 3D NAND Flash Memory Using Double-Gate Thin-Film Transistor (TFT) Device | 1 | 1 | 4 | 0 | 6 | 6 | 1 |
檔案下載
| 檢視 |
|---|
國家瀏覽排行
| 檢視 | |
|---|---|
| 美國 | 13 |
| 埃及 | 1 |
| 日本 | 1 |
| 越南 | 1 |
縣市瀏覽排行
| 檢視 | |
|---|---|
| Buffalo | 5 |
| Thousand Oaks | 3 |
| Dallas | 2 |
| Hanoi | 1 |
| Los Angeles | 1 |