Full metadata record
DC FieldValueLanguage
dc.contributor.authorChang, Kun-Chunen_US
dc.contributor.authorWey, Chin-Longen_US
dc.date.accessioned2018-08-21T05:56:34Z-
dc.date.available2018-08-21T05:56:34Z-
dc.date.issued2012-01-01en_US
dc.identifier.urihttp://hdl.handle.net/11536/146353-
dc.description.abstractThe voltage-mode hysteretic converter is one of ripple-based regulators. The converter has the salient features of fast transient response, good conversion efficiency, and simple architecture. However, the major drawbacks include large voltage ripple caused by propagation delay path and excess overshoot voltage during the start-up period. This paper presents an overshoot suppression technique uses two-phase PMOS transistors to optimize the solution among the overshoot voltage, transistor size, and conversion efficiency. There exists a design trade-offs between start-up overshoot voltage and settling time. Results show that, with the proposed suppression technique, the overshoot voltage is reduced from 340mV to 74.4mV. However, the settling time is increased from 15.1us to 21.74 us.en_US
dc.language.isoen_USen_US
dc.titleA Fast Hysteretic Buck DC-DC Converter with Start-up Overshoot Suppression Techniqueen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA)en_US
dc.citation.spage56en_US
dc.citation.epage60en_US
dc.contributor.department電機學院zh_TW
dc.contributor.departmentCollege of Electrical and Computer Engineeringen_US
dc.identifier.wosnumberWOS:000324340200011en_US
Appears in Collections:Conferences Paper