完整後設資料紀錄
DC 欄位語言
dc.contributor.authorTu, Meng-Hsuanen_US
dc.contributor.authorChen, Yin-Nienen_US
dc.contributor.authorSu, Pinen_US
dc.contributor.authorChuang, Ching-Teen_US
dc.date.accessioned2018-08-21T05:56:52Z-
dc.date.available2018-08-21T05:56:52Z-
dc.date.issued2017-01-01en_US
dc.identifier.issn1930-8868en_US
dc.identifier.urihttp://hdl.handle.net/11536/146763-
dc.description.abstractIn this paper, we investigate the hybrid TFET-FinFET implementation of ternary content addressable memory (TCAM) and compare the search time, power and energy with all FinFET and all TFET implementations in near-threshold region using atomistic 3D TCAD mixed-mode simulations for transistor characteristics and HSPICE circuit simulations with look-up table based Verilog-A models calibrated with TCAD simulation results. The TCAM utilizes a don't-care-based ripple search line (SL) to improve the search performance and power. In the hybrid design, TFETs are used for comparison circuit to improve the performance and energy of serially connected match line (ML) at low voltage, while FinFETs are used for the rest of the circuit for better cell stability, switching power and leakage power.en_US
dc.language.isoen_USen_US
dc.titleExploration and Evaluation of TCAM with Hybrid Tunneling FET and FinFET Devices for Ultra-Low-Voltage Applicationsen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2017 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA)en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000408991800061en_US
顯示於類別:會議論文