完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Chang, Wei-Chun | en_US |
dc.contributor.author | Jiang, Iris Hui-Ru | en_US |
dc.contributor.author | Yu, Yen-Ting | en_US |
dc.contributor.author | Liu, Wei-Fang | en_US |
dc.date.accessioned | 2018-08-21T05:57:00Z | - |
dc.date.available | 2018-08-21T05:57:00Z | - |
dc.date.issued | 2017-01-01 | en_US |
dc.identifier.issn | 0738-100X | en_US |
dc.identifier.uri | http://dx.doi.org/10.1145/3061639.3062263 | en_US |
dc.identifier.uri | http://hdl.handle.net/11536/146927 | - |
dc.description.abstract | Layout pattern classification, which groups similar layout clips into clusters, underlies a variety of design for manufacturability (DFM) applications such as hotspot library generation, hierarchical data storage, and yield optimization speedup. The key challenges of layout pattern classification are clip representation and clip clustering, while the mutually conflicting concerns are efficiency and solution quality (in terms of cluster count). In this paper, we present a fast and general layout pattern classification algorithm. Our simple but general clip representation captures both topology and density; we can handle not only rigid area match or edge displacement constraints but also variant edge tolerances and don't care regions. On the other hand, for achieving a small cluster count, our clip clustering is guided by the natural grouping structure of layout clips. Our experiments are conducted on 2016 CAD contest at ICCAD benchmark suite; our results show that our algorithm outperforms the reference solution and all contest winning teams, delivering the smallest cluster count, fastest runtime, and 100% validity. In addition to the good solution quality, the interplay between adopted simple and easily manipulated data structures and our algorithm makes it fast and viable to be incorporated into practical DFM flows. | en_US |
dc.language.iso | en_US | en_US |
dc.subject | Design for manufacturability | en_US |
dc.subject | layout pattern classification | en_US |
dc.title | iClaire: A Fast and General Layout Pattern Classification Algorithm | en_US |
dc.type | Proceedings Paper | en_US |
dc.identifier.doi | 10.1145/3061639.3062263 | en_US |
dc.identifier.journal | PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) | en_US |
dc.contributor.department | 電子工程學系及電子研究所 | zh_TW |
dc.contributor.department | Department of Electronics Engineering and Institute of Electronics | en_US |
dc.identifier.wosnumber | WOS:000424895400064 | en_US |
顯示於類別: | 會議論文 |