完整後設資料紀錄
DC 欄位語言
dc.contributor.authorYang, CTen_US
dc.contributor.authorWu, CTen_US
dc.contributor.authorTseng, SSen_US
dc.date.accessioned2019-04-02T06:00:54Z-
dc.date.available2019-04-02T06:00:54Z-
dc.date.issued1996-11-01en_US
dc.identifier.issn0916-8532en_US
dc.identifier.urihttp://hdl.handle.net/11536/149373-
dc.description.abstractIt is well known that extracting parallel loops plays a significant role in designing parallelizing compilers. The execution efficiency of a loop is enhanced when the loop can be executed in parallel or partial parallel, like a DOALL or DOACROSS loop. This paper reports on the practical parallelism detector (PPD) that is implemented in PFPC (a portable FORTRAN parallelizing compiler running on OSF/1) at NCTU to concentrate on finding the parallelism available in loops. The PPD can extract the potential DOALL and DOACROSS loops in a program by invoking a combination of the ZIV test and the I test for verifying array subscripts. Furthermore, if DOACROSS loops are available, an optimization of synchronization statement is made. Experimental results show that PPD is more reliable and accurate than previous approaches.en_US
dc.language.isoen_USen_US
dc.subjectparallelizing compileren_US
dc.subjectdata dependence analysisen_US
dc.subjectdependent testsen_US
dc.subjectDOALL loopsen_US
dc.subjectDOACROSS loopsen_US
dc.subjectloop parallelizationen_US
dc.subjectI testen_US
dc.titlePPD: A practical parallel loop detector for parallelizing compilers on multiprocessor systemsen_US
dc.typeArticleen_US
dc.identifier.journalIEICE TRANSACTIONS ON INFORMATION AND SYSTEMSen_US
dc.citation.volumeE79Den_US
dc.citation.spage1545en_US
dc.citation.epage1560en_US
dc.contributor.department資訊工程學系zh_TW
dc.contributor.departmentDepartment of Computer Scienceen_US
dc.identifier.wosnumberWOS:A1996VV89300007en_US
dc.citation.woscount1en_US
顯示於類別:期刊論文