完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, Yu-Tingen_US
dc.contributor.authorChen, Kun-Mingen_US
dc.contributor.authorLiao, Wen-Shiangen_US
dc.contributor.authorHuang, Guo-Weien_US
dc.contributor.authorHuang, Fon-Shanen_US
dc.date.accessioned2019-04-02T05:59:43Z-
dc.date.available2019-04-02T05:59:43Z-
dc.date.issued2010-12-01en_US
dc.identifier.issn0741-3106en_US
dc.identifier.urihttp://dx.doi.org/10.1109/LED.2010.2073438en_US
dc.identifier.urihttp://hdl.handle.net/11536/150174-
dc.description.abstractThe 1/f noise and reliability of SiGe-channel pMOSFETs with a highly compressive contact-etching stop-layer (CESL) interlayer-dielectric-SiNx stressing layer have been studied in this letter. The SiGe-channel devices with a highly compressive CESL layer have higher drain current and lower 1/f noise than the conventional SiGe-channel and bulk-Si devices. However, the device reliability is degraded while integrating with the highly compressive CESL layer. By examining the effective oxide-trap densities under hot-carrier instability stress, we find that the incorporated hydrogen in gate oxide during CESL layer deposition may play an important role on the 1/f noise and device reliability.en_US
dc.language.isoen_USen_US
dc.subjectContact-etching stop layer (CESL)en_US
dc.subjectMOSFETen_US
dc.subjectreliabilityen_US
dc.subjectSiGe channelen_US
dc.subject1/f noiseen_US
dc.titleImpact of Highly Compressive Interlayer-Dielectric-SiNx Stressing Layer on 1/f Noise and Reliability of SiGe-Channel pMOSFETsen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/LED.2010.2073438en_US
dc.identifier.journalIEEE ELECTRON DEVICE LETTERSen_US
dc.citation.volume31en_US
dc.citation.spage1368en_US
dc.citation.epage1370en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000284541400004en_US
dc.citation.woscount2en_US
顯示於類別:期刊論文