標題: 2.4-GHz Low-Noise Direct-Conversion Receiver With Deep N-Well Vertical-NPN BJT Operating Near Cutoff Frequency
作者: Syu, Jin-Siang
Meng, Chinchun
Wang, Chia-Ling
電機工程學系
Department of Electrical and Computer Engineering
關鍵字: Direct-conversion receiver (DCR);polyphase filter (PPF);symmetric 3-D inductor;vertical-NPN (V-NPN)
公開日期: 1-十二月-2011
摘要: A 2.4-GHz low-power low-noise direct-conversion receiver is demonstrated using parasitic vertical-NPN bipolar junction transistors (BJTs) in a standard 0.18-mu m CMOS process. The current switching operation of a Gilbert mixer with finite transistor cutoff frequency (f(T)) is thoroughly analyzed and discussed in this paper. When the mixer operates near or higher than the transistor f(T), the loss of the polyphase filter due to the capacitive loading of the mixer is a main issue. Thus, BJT devices with smaller base resistance and an inductive peaking technique with symmetric 3-D realization are employed in this paper to reduce local oscillator power by 4.5 dB. At 2.4 GHz, the demonstrated receiver has conversion gain of 51 dB and noise figure of 3.2 dB with 70-kHz 1/f noise corner, while the current consumption is 4.5 mA at a 1.8-V supply.
URI: http://dx.doi.org/10.1109/TMTT.2011.2169421
http://hdl.handle.net/11536/15041
ISSN: 0018-9480
DOI: 10.1109/TMTT.2011.2169421
期刊: IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES
Volume: 59
Issue: 12
起始頁: 3195
結束頁: 3205
顯示於類別:期刊論文


文件中的檔案:

  1. 000298048000020.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。