完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLee, Jui-Shengen_US
dc.contributor.authorMiao, Yuan-Hsiangen_US
dc.contributor.authorChien, Cheng-Anen_US
dc.contributor.authorChang, Hsiu-Chengen_US
dc.contributor.authorGuo, Jiun-Inen_US
dc.date.accessioned2019-04-02T06:04:52Z-
dc.date.available2019-04-02T06:04:52Z-
dc.date.issued2013-01-01en_US
dc.identifier.issn2474-2724en_US
dc.identifier.urihttp://hdl.handle.net/11536/150681-
dc.description.abstractThis paper presents a view scalable multi-view video decoder system that integrates multiple decoder cores into the proposed system to decode multi-view video and achieve parallel decoding with high view scalability. We manage the firmware for video bit-stream partition and design an arbitration mechanism to balance the work load among decoder cores with a 4KB two-level cache architecture for inter-view/inter-frame prediction data reusing. With such a flexible architecture, the proposed system can reach 1.8 times performance improvement with two decoding cores and 3.5 times with four decoding cores. Based on the proposed system, users only need to adjust the number of decoder cores and set the firmware parameters for different system applications. This feature also benefits to adopting 3D IC packaging or implementation to exploit high bandwidth DRAM access. The proposed view scalable multi-view video decoder system is able to decode multiple-view HD video in real time.en_US
dc.language.isoen_USen_US
dc.titleA VIEW SCALABLE MULTI-VIEW VIDEO DECODER SYSTEMen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT)en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000393052900050en_US
dc.citation.woscount0en_US
顯示於類別:會議論文