完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Liao, Jui-Chieh | en_US |
dc.contributor.author | Shih, Wei-Yeh | en_US |
dc.contributor.author | Huang, Kuan-Ju | en_US |
dc.contributor.author | Fang, Wai-Chi | en_US |
dc.date.accessioned | 2019-04-02T06:04:52Z | - |
dc.date.available | 2019-04-02T06:04:52Z | - |
dc.date.issued | 2013-01-01 | en_US |
dc.identifier.issn | 2474-2724 | en_US |
dc.identifier.uri | http://hdl.handle.net/11536/150682 | - |
dc.description.abstract | This paper presents an online recursive ICA (ORICA) based real-time multi-channel EEG system on chip design with automatic eye blink artifact rejection. Since EEG signals are very feeble, they are easy to be contaminated by artifacts. Among all artifacts, eye blink artifact dose the most significant harm to EEG signals. For acquiring artifact free EEG signals, ICA is a popular method for artifacts extraction. After extraction of ICA, eye blink artifacts are rejected to improve the reliability of EEG applications such as brain computer interfaces (BCIs). To promote the feasibility and convenience of BCIs, a real-time ICA algorithm, ORICA, is adopted in this system. With ORICA, the system immediately finishes each ICA result after each sample time. After each ICA result is generated, the automatic eye blink artifact rejection and inverse ICA are performed to acquire eye blink artifact free EEG signals in real-time. For system portability and high integration, a front-end interface of commercial IC, ADS1298 provided by TI, and Bluetooth interface, UART, are implemented. The system is designed used TSMC 90nm CMOS technology with 8 channels EEG processing in 128 Hz sample rate of raw data and consumes 8.56 mW at 50 MHz clock rate. The design methods of the proposed EEG system are provided in this paper. The performance and processing results of the system are also shown to reach 0.2532 s latency after each EEG sample time. | en_US |
dc.language.iso | en_US | en_US |
dc.title | An Online Recursive ICA Based Real-time Multi-channel EEG System on Chip Design with Automatic Eye Blink Artifact Rejection | en_US |
dc.type | Proceedings Paper | en_US |
dc.identifier.journal | 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT) | en_US |
dc.contributor.department | 電子工程學系及電子研究所 | zh_TW |
dc.contributor.department | Department of Electronics Engineering and Institute of Electronics | en_US |
dc.identifier.wosnumber | WOS:000393052900053 | en_US |
dc.citation.woscount | 0 | en_US |
顯示於類別: | 會議論文 |