完整後設資料紀錄
DC 欄位語言
dc.contributor.authorPan, Yu-Mingen_US
dc.contributor.authorYang, Yu-Taoen_US
dc.contributor.authorChou, Tzu-Chiehen_US
dc.contributor.authorYu, Ting-Yangen_US
dc.contributor.authorYang, Kai-Mingen_US
dc.contributor.authorKo, Cheng-Taen_US
dc.contributor.authorChen, Yu-Huaen_US
dc.contributor.authorTseng, Tzyy-Jangen_US
dc.contributor.authorChen, Kuan-Nengen_US
dc.date.accessioned2019-04-02T06:04:30Z-
dc.date.available2019-04-02T06:04:30Z-
dc.date.issued2018-01-01en_US
dc.identifier.issn2150-5934en_US
dc.identifier.urihttp://hdl.handle.net/11536/151032-
dc.description.abstractIn order to realize Cu-Cu bonding at low temperature, Cu pillar-concave structures on silicon substrate and on silicon substrate with another polymer layer, polyimide (PI), are both investigated through simulation. Height of Cu pillar, thickness of upper and lower silicon substrate, and thickness of Cu concave are simulated in this paper. The proposed structure could have great impacts on current semiconductor packaging technology, such as improvement of joint strength, enhancement of adhesive strength between various substrates, a Cu-Cu bonding process lower than 200 degrees C with simplified manufacturing process.en_US
dc.language.isoen_USen_US
dc.titleSimulation Analysis of Structure Design for Low Temperature Cu-Cu Direct Bonding in Heterogeneous Integration and Advanced Packaging Systemsen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2018 13TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT)en_US
dc.citation.spage111en_US
dc.citation.epage114en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000458656300019en_US
dc.citation.woscount0en_US
顯示於類別:會議論文