Architectural Synthesis Frameworks on Distributed Register-File Microarchitecture Family

完整後設資料紀錄

DC 欄位	值	語言
dc.contributor.author	Chen, Chia-I	en_US
dc.contributor.author	Huang, Juinn-Dar	en_US
dc.date.accessioned	2014-12-08T15:21:19Z	-
dc.date.available	2014-12-08T15:21:19Z	-
dc.date.issued	2011	en_US
dc.identifier.isbn	978-0-7695-4447-2	en_US
dc.identifier.issn	2159-3477	en_US
dc.identifier.uri	http://hdl.handle.net/11536/15132	-
dc.identifier.uri	http://dx.doi.org/10.1109/ISVLSI.2011.19	en_US
dc.language.iso	en_US	en_US
dc.title	Architectural Synthesis Frameworks on Distributed Register-File Microarchitecture Family	en_US
dc.type	Proceedings Paper	en_US
dc.identifier.doi	10.1109/ISVLSI.2011.19	en_US
dc.identifier.journal	2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI)	en_US
dc.citation.spage	369	en_US
dc.citation.epage	370	en_US
dc.contributor.department	電子工程學系及電子研究所	zh_TW
dc.contributor.department	Department of Electronics Engineering and Institute of Electronics	en_US
dc.identifier.wosnumber	WOS:000298386100081	-
顯示於類別：	會議論文

文件中的檔案：

若為 zip 檔案，請下載檔案解壓縮後，用瀏覽器開啟資料夾中的 index.html 瀏覽全文。