完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLin, Wei-Liangen_US
dc.contributor.authorTsai, Wen-Jeren_US
dc.contributor.authorCheng, C. C.en_US
dc.contributor.authorKu, S. H.en_US
dc.contributor.authorLiu, Lenvisen_US
dc.contributor.authorHwang, S. W.en_US
dc.contributor.authorLu, Tao-Chengen_US
dc.contributor.authorChen, Kuang-Chaoen_US
dc.contributor.authorTseng, Tseung-Yuenen_US
dc.contributor.authorLu, Chih-Yuanen_US
dc.date.accessioned2019-05-02T00:25:50Z-
dc.date.available2019-05-02T00:25:50Z-
dc.date.issued2019-04-01en_US
dc.identifier.issn0018-9383en_US
dc.identifier.urihttp://dx.doi.org/10.1109/TED.2019.2900736en_US
dc.identifier.urihttp://hdl.handle.net/11536/151585-
dc.description.abstractTransient cell current caused by the trapping/detrapping of grain boundary traps in the polycrystalline silicon (poly-Si) channel of a 3-D NAND cell string is comprehensively studied in this paper. This transient has a time constant of 10 mu s or longer and is strongly dependent on the bias history. It is also affected by the trap distribution as revealed by TCAD simulations. Sensing offset between program verify and read results in "pseudo" charge loss/gain that reduces the sensing margin. The posttreatment of the poly-Si channel is suggested to mitigate this effect.en_US
dc.language.isoen_USen_US
dc.subject3-D NAND flashen_US
dc.subjectcell current/threshold voltage instabilityen_US
dc.subjectgate-all-around (GAA)en_US
dc.subjectgrain boundary trap (GBT)en_US
dc.subjectnonvolatile memoryen_US
dc.subjectpolycrystalline silicon channelen_US
dc.subjectprogram verify (PV)en_US
dc.subjecttransienten_US
dc.subjecttrapping/detrappingen_US
dc.titleGrain Boundary Trap-Induced Current Transient in a 3-D NAND Flash Cell Stringen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/TED.2019.2900736en_US
dc.identifier.journalIEEE TRANSACTIONS ON ELECTRON DEVICESen_US
dc.citation.volume66en_US
dc.citation.issue4en_US
dc.citation.spage1734en_US
dc.citation.epage1740en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000461838600018en_US
dc.citation.woscount0en_US
顯示於類別:期刊論文