Full metadata record
DC FieldValueLanguage
dc.contributor.authorJaafar, Muhammad Musoddiqen_US
dc.contributor.authorOoi, Poh Choonen_US
dc.contributor.authorWee, M. F. Mohd. Razipen_US
dc.contributor.authorHaniff, Muhammad Aniq Shazni Mohammaden_US
dc.contributor.authorMohamed, Mohd Ambrien_US
dc.contributor.authorChang, Edward Yien_US
dc.contributor.authorMajlis, Burhanuddin Yeopen_US
dc.contributor.authorDee, Chang Fuen_US
dc.date.accessioned2019-10-05T00:08:37Z-
dc.date.available2019-10-05T00:08:37Z-
dc.date.issued2019-09-01en_US
dc.identifier.issn0957-4522en_US
dc.identifier.urihttp://dx.doi.org/10.1007/s10854-019-02015-3en_US
dc.identifier.urihttp://hdl.handle.net/11536/152781-
dc.description.abstractThis study demonstrates the feasibility of all-solution-processed mean to fabricate carbon-based non-volatile memory (NVM). The NVM devices were fabricated on polyethylene terephthalate (PET) substrate using spin-coating and spray-coating techniques in the structure of silver nanowires (AgNWs)/graphene oxide (GO)/graphene quantum dots (GQDs)/graphene oxide (GO)/poly(3,4-ethylenedioxythiophene) polystyrene sulfonate (PEDOT:PSS)/PET. PEDOT:PSS was used as the bottom conductive layer and deposited by spin-coating method. GQDs were used as a charge trapping site in the structure and embedded in the two GO insulator layers. The AgNW metal electrode was formed on top of GO/GQDs/GO/PEDOT:PSS by the spray-coating method. The overall smooth surface morphology of the spray-coated films serves as good contact with the top metal electrode. The electrical characterization of the fabricated device shows the bistable current states with the ON/OFF ratio of 10(5). The NVM device can be programmed and erased multiple times. Various conduction mechanisms were proposed to describe the charge trapping process in GQD based on the obtained current-voltage measurement.en_US
dc.language.isoen_USen_US
dc.titleElectrical bistabilities behaviour of all-solution-processed non-volatile memories based on graphene quantum dots embedded in graphene oxide layersen_US
dc.typeArticleen_US
dc.identifier.doi10.1007/s10854-019-02015-3en_US
dc.identifier.journalJOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICSen_US
dc.citation.volume30en_US
dc.citation.issue17en_US
dc.citation.spage16415en_US
dc.citation.epage16420en_US
dc.contributor.department交大名義發表zh_TW
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentNational Chiao Tung Universityen_US
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000486022200061en_US
dc.citation.woscount0en_US
Appears in Collections:Articles