統計資料
總造訪次數
| 檢視 | |
|---|---|
| Experimental Demonstration of Performance Enhancement of MFMIS and MFIS for 5-nm x 12.5-nm Poly-Si Nanowire Gate-All-Around Negative Capacitance FETs Featuring Seed-Layer and PMA-Free Process | 1 |
本月總瀏覽
檔案下載
| 檢視 |
|---|
國家瀏覽排行
| 檢視 | |
|---|---|
| 台灣 | 1 |
縣市瀏覽排行
| 檢視 |
|---|
| 檢視 | |
|---|---|
| Experimental Demonstration of Performance Enhancement of MFMIS and MFIS for 5-nm x 12.5-nm Poly-Si Nanowire Gate-All-Around Negative Capacitance FETs Featuring Seed-Layer and PMA-Free Process | 1 |
| 檢視 |
|---|
| 檢視 | |
|---|---|
| 台灣 | 1 |
| 檢視 |
|---|