完整後設資料紀錄
DC 欄位語言
dc.contributor.authorGuo, Jyh-Chyurnen_US
dc.contributor.authorYeh, Kuo-Liangen_US
dc.date.accessioned2020-05-05T00:01:56Z-
dc.date.available2020-05-05T00:01:56Z-
dc.date.issued2018-01-01en_US
dc.identifier.isbn978-2-87487-052-1en_US
dc.identifier.urihttp://hdl.handle.net/11536/153997-
dc.description.abstractA new compact model has been developed in this paper for accurate simulation of RF noise and extraction of actual intrinsic noise in sub-40 nm multi-finger nMOSFETs. This model can predict and verify the excess noise sources before and after deembedding, the mechanism responsible for the complicated layout dependence in various noise parameters, and facilitate optimization design for low noise devices and circuits in nanoscale CMOS technology.en_US
dc.language.isoen_USen_US
dc.subjectCompact modelen_US
dc.subjectRF noiseen_US
dc.subjectlayout dependenceen_US
dc.subjectmulti-fingeren_US
dc.subjectnanoscaleen_US
dc.subjectCMOSen_US
dc.titleA New Compact Model for Accurate Simulation of RF Noise in Sub-40nm Multi-finger nMOSFETsen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2018 13TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC)en_US
dc.citation.spage146en_US
dc.citation.epage149en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000516752900037en_US
dc.citation.woscount0en_US
顯示於類別:會議論文