標題: | Storage-Aware Algorithms for Dilution and Mixture Preparation With Flow-Based Lab-on-Chip |
作者: | Bhattacharjee, Sukanta Wille, Robert Huang, Juinn-Dar Bhattacharya, Bhargab B. 電子工程學系及電子研究所 Department of Electronics Engineering and Institute of Electronics |
關鍵字: | Mixers;Valves;Computer architecture;System-on-chip;Optimization;Biochips;Integrated circuit modeling;Lab-on-chip (LoC);sample preparation;satisfiability |
公開日期: | 1-四月-2020 |
摘要: | Lab-on-chip (LoC) technology has emerged as one of the major driving forces behind the recent surge in biochemical protocol automation. Dilution and mixture preparation with fluids in a desired ratio, constitute basic steps in sample preparation for which several LoC-based architectures and algorithms are known. The optimization of cost and time for such protocols requires proper sequencing of fluidic mix-and-split steps, and storage-units for holding intermediate-fluids to be reused in the later steps. However, practical design constraints often limit the amount of on-chip storage in microfluidic LoC architectures and thus can badly affect the performance of the algorithms. Consequently, results generated by previous work may not be useful (in the case they require more storage-units than available) or more expensive than necessary (in the case when storage-units are available but not used, e.g., to further reduce the number of mix/split operations or reactant-cost). In this paper, we propose new algorithms for dilution and mixing with continuous-flow-based LoCs that explicitly take care of storage constraints while optimizing reactant-cost and time of sample preparation. We present a symbolic formulation of the problem that captures the degree of freedom in algorithmic steps satisfying the specified storage constraints. Solvers based on Boolean satisfiability are used to achieve the optimization goals. The experimental results show the efficiency and effectiveness of the solution as well as a variety of applications where the proposed methods would prove beneficial. |
URI: | http://dx.doi.org/10.1109/TCAD.2019.2907911 http://hdl.handle.net/11536/154235 |
ISSN: | 0278-0070 |
DOI: | 10.1109/TCAD.2019.2907911 |
期刊: | IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS |
Volume: | 39 |
Issue: | 4 |
起始頁: | 816 |
結束頁: | 829 |
顯示於類別: | 期刊論文 |