1. 目前位置：

完整後設資料紀錄
DC 欄位值語言
dc.contributor.authorLin, Yen-Anen_US
dc.contributor.authorHuang, Tzu-Pingen_US
dc.contributor.authorOu-Yang, You-Zhengen_US
dc.contributor.authorWu, Zheng-Ruen_US
dc.contributor.authorChen, Ke-Horngen_US
dc.contributor.authorLin, Ping-Hsien_US
dc.contributor.authorLin, Ming-Hsienen_US
dc.contributor.authorChou, Hung-Tingen_US
dc.date.accessioned2020-07-01T05:20:35Z-
dc.date.available2020-07-01T05:20:35Z-
dc.date.issued2019-01-01en_US
dc.identifier.isbn978-4-86348-718-5en_US
dc.identifier.urihttp://hdl.handle.net/11536/154285-
dc.description.abstractThe right -half-plane (RIIP) zero can he eliminated in the proposed buck-boost (BB) converter to achieve fast transients for Internet-ofThing (IoT) applications. The pseudo-boost mode in the BB converter eliminates one power switch in the current path and ensures that the continuous inductor current is half of the conventional design value to achieve 97.46% peak efficiency. Besides, the output voltage ripple is reduced to 7mV. By inserting an additional phase, a smooth transition between the buck and pseudo -boost modes ensures a voltage drop less than 15mV. The slope-based transient enhancement (SBTE) circuit accelerates transient response in 9 S with a load variation of 400 mA.en_US
dc.language.isoen_USen_US
dc.titleA Right-Half-Plane Zero -Free Buck-Boost DC -DC Converter with 97.46% High Efficiency and Low Output Voltage Rippleen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2019 SYMPOSIUM ON VLSI CIRCUITSen_US
dc.citation.spage0en_US
dc.citation.epage0en_US
dc.contributor.department交大名義發表zh_TW
dc.contributor.departmentNational Chiao Tung Universityen_US
dc.identifier.wosnumberWOS:000531736500060en_US
dc.citation.woscount0en_US
顯示於類別：會議論文


相關內容
Loading...