標題: | A High Current efficiency Stacked Digital Low Dropout Array with True-Random-Noise Injection and Ultralow Output Ripple for Power-Side Channel Attack Protection |
作者: | Lee, Cheng-Yen Huang, Tzu-Ping Chen, Ke-Horng Lin, Ying-Hsi Lin, Shian-Ru Tsai, Tsung-Yen 交大名義發表 National Chiao Tung University |
公開日期: | 1-一月-2019 |
摘要: | This paper proposes a stacked digital low dropout (DLDO) array with three stacked groups to improve security and efficiency, consuming 1/3 of the input current in the prior art. The security is improved by two mechanisms. The advanced encryption standard (AES) engine can be one of point of loads (POLs) hidden in the deeper levels to minimize the disturbance from the AES to the input current. The other is the digital balanced interleave control (DBIC) receives random sources from internal leakage current frequency generator (LCFG) to generate randomly noise current to further hide the current interference caused by the AFS. Due to DBIC anti LCFG techniques, the correlation between input current and AES current is low to 0.006, which is 150 times lower than that of conventional DLDO. |
URI: | http://hdl.handle.net/11536/154288 |
ISBN: | 978-4-86348-718-5 |
期刊: | 2019 SYMPOSIUM ON VLSI CIRCUITS |
起始頁: | 0 |
結束頁: | 0 |
顯示於類別: | 會議論文 |