完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLin, Jack S-Yen_US
dc.contributor.authorLin, Louis Y-Zen_US
dc.contributor.authorHuang, Ryan H-Men_US
dc.contributor.authorWen, Charles H-Pen_US
dc.date.accessioned2020-10-05T02:02:22Z-
dc.date.available2020-10-05T02:02:22Z-
dc.date.issued2017-01-01en_US
dc.identifier.isbn978-1-4503-4972-7en_US
dc.identifier.urihttp://dx.doi.org/10.1145/3060403.3060443en_US
dc.identifier.urihttp://hdl.handle.net/11536/155528-
dc.description.abstractAs the manufacturing technology keeps scaling, crosstalk noise induces a greater impact on timing. Although many previous works proposed techniques like timing correlation, functional correlation and path refinement to consider crosstalk noise during static timing analysis, they often suffered from descendant problems including overly-pessimistic timing bound, bad aggressor selection and false paths. Therefore, in this paper, a coupling-aware functional timing analysis tool named CA-FTA is proposed to tame the three problems stated above and to derive a tighter timing bound for the true longest path. Experimental results show that CA-FTA averagely reduces timing bounds of those obtained from crosstalk STA (with path refinement) by 7.26% on several ISCAS'85 and ISPD-2012 benchmark circuits (in particular, by 34.6% for b19). As a result, CA-ETA successfully solves the aggressor-selection problem as well as the false-path problem and relaxes more margins when considering crosstalk noise.en_US
dc.language.isoen_USen_US
dc.subjectcrosstalk noiseen_US
dc.subjectcoupling wireen_US
dc.subjectfunctional timing analysis (FTA)en_US
dc.subjectstatic timing analysis (STA)en_US
dc.titleCoupling-Aware Functional Timing Analysis for Tighter Bounds: How Much Margin Can We Relax?en_US
dc.typeProceedings Paperen_US
dc.identifier.doi10.1145/3060403.3060443en_US
dc.identifier.journalPROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17)en_US
dc.citation.spage251en_US
dc.citation.epage256en_US
dc.contributor.department電機工程學系zh_TW
dc.contributor.departmentDepartment of Electrical and Computer Engineeringen_US
dc.identifier.wosnumberWOS:000568262800046en_US
dc.citation.woscount0en_US
顯示於類別:會議論文