完整後設資料紀錄
DC 欄位語言
dc.contributor.authorKuo, Chen-Yien_US
dc.contributor.authorLu, Chun-Anen_US
dc.contributor.authorLiao, Yu-Teen_US
dc.date.accessioned2020-10-05T02:02:23Z-
dc.date.available2020-10-05T02:02:23Z-
dc.date.issued2019-01-01en_US
dc.identifier.isbn978-1-7281-5106-9en_US
dc.identifier.urihttp://hdl.handle.net/11536/155545-
dc.description.abstractThis paper presents a wide-input-range rectifier design with a diode-feeding (DF) architecture and load modulation. Dynamically-biased diodes are connected to the gates of the rectifying transistors to create bias voltage differences for PMOS and NMOS devices and the isolation of the reverse currents at different input power levels. Also, the switch-capacitor-based load modulation scheme is proposed to achieve optimal efficiency over wide-range load current deviations automatically. The proposed four-stage rectifier design was fabricated using 65nm CMOS technology and occupies a silicon area of 0.92 x 0.27mm(2). The measured sensitivity of the rectifier is -15dBm at 1M Omega load, and the peak power conversion efficiency is 28% at a load of 22k Omega With the load modulation scheme, the conversion efficiency is enhanced by >10% in a load current from 7 mu A to 35 mu A, when compared to a design without the load modulation scheme.en_US
dc.language.isoen_USen_US
dc.subjectCMOSen_US
dc.subjectrectifieren_US
dc.subjectwide input rangeen_US
dc.subjectload compensationen_US
dc.titleA 918MHz Wide-Range CMOS Rectifier with Diode-Feeding and Switch-Capacitor-Based Load Modulation Techniqueen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC)en_US
dc.citation.spage251en_US
dc.citation.epage254en_US
dc.contributor.department交大名義發表zh_TW
dc.contributor.departmentNational Chiao Tung Universityen_US
dc.identifier.wosnumberWOS:000569524500072en_US
dc.citation.woscount0en_US
顯示於類別:會議論文