完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLiou, Chia-Yien_US
dc.contributor.authorChiueh, Hermingen_US
dc.date.accessioned2014-12-08T15:03:04Z-
dc.date.available2014-12-08T15:03:04Z-
dc.date.issued2008en_US
dc.identifier.isbn978-1-4244-2682-9en_US
dc.identifier.urihttp://hdl.handle.net/11536/1652-
dc.description.abstractRecent research shows the stream processing model is suitable for portable media applications. However, previous implementations of strewn processors are suffered from their power consumption and cost for chip area Thus, these designs focus on super computer architecture and scientific computation instead of real-time media applications. This paper proposes an arithmetic logic unit (ALU) cluster with Advanced Microcontroller Bus Architecture (AMBA) platform interface, which is utilized as a reconfigurable hardware accelerator for portable media applications. The proposed design is implemented and fabricated using TSMC 0.15um technology with backend Magnetic RAM (MRAM) process integration. Floating point unit (FPU) improves 3.2 times higher averagely of performance and only increases 10.8% area overhead. The measurement result also reveals double power efficiency over previous designs using traditional architectures. Outstanding area-performance trade-off efficiency in FPU and homogeneous cores, power efficiency and design methodologies of this work contribute a turnkey solution for modern portable multimedia devices.en_US
dc.language.isoen_USen_US
dc.titleAn ALU Cluster with Floating Point Unit for Media Streaming Architecture with Homogeneous Processor Coresen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2008 13th Asia-Pacific Computer Systems Architecture Conferenceen_US
dc.citation.spage9en_US
dc.citation.epage15en_US
dc.contributor.department電信工程研究所zh_TW
dc.contributor.departmentInstitute of Communications Engineeringen_US
dc.identifier.wosnumberWOS:000262465300002-
顯示於類別:會議論文