完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, Zi-Pingen_US
dc.contributor.authorChuang, Che-Haoen_US
dc.contributor.authorKer, Ming-Douen_US
dc.date.accessioned2014-12-08T15:24:49Z-
dc.date.available2014-12-08T15:24:49Z-
dc.date.issued2006en_US
dc.identifier.isbn978-0-7803-9389-9en_US
dc.identifier.issn0271-4302en_US
dc.identifier.urihttp://hdl.handle.net/11536/17265-
dc.description.abstractThis paper presents a new tracking circuit design without standby leakage current issue for 2.5V/3.3V tolerant I/O buffer, which is suitable for the I/O cells in the mixed-voltage applications with different driving capabilities. One set of mixed-voltage I/O cell with the new proposed 2.5V/3.3V tolerant I/O buffer circuit has been designed and drawn in a 0.13-mu m salicided CMOS process. The new tracking circuit can be also applied in other CMOS processes to serve different mixed-voltage I/O interfaces.en_US
dc.language.isoen_USen_US
dc.titleDesign on new tracking circuit of I/O buffer in 0.13-mu m cell library for mixed-voltage applicationen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGSen_US
dc.citation.spage2213en_US
dc.citation.epage2216en_US
dc.contributor.department電機學院zh_TW
dc.contributor.departmentCollege of Electrical and Computer Engineeringen_US
dc.identifier.wosnumberWOS:000245413502160-
顯示於類別:會議論文