完整後設資料紀錄
DC 欄位語言
dc.contributor.authorCheng, Chao-Chungen_US
dc.contributor.authorKu, Chun-Weien_US
dc.contributor.authorChang, Tian-Sheuanen_US
dc.date.accessioned2014-12-08T15:24:51Z-
dc.date.available2014-12-08T15:24:51Z-
dc.date.issued2006en_US
dc.identifier.isbn978-0-7803-9389-9en_US
dc.identifier.issn0271-4302en_US
dc.identifier.urihttp://hdl.handle.net/11536/17280-
dc.description.abstractThis paper presents an HDTV size H.264/MPEG-4 AVC intra encoder suitable for DSC and digital video camera applications. The chip reduces the gate count by saving the costly plane mode and enhances the video quality with the improved cost function. With careful scheduling and high performance function unit, the developed chip can easily support 29.46M pixels/s still image encoding and real-time moving picture intra coding of HDTV 720p@30fps video application when clocked at 117.28MHz under 0.18um CMOS process.en_US
dc.language.isoen_USen_US
dc.titleA 1280x720 pixels 30Frames/s H.264/MPEG-4 AVC intra encoderen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGSen_US
dc.citation.spage5335en_US
dc.citation.epage5338en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000245413505155-
顯示於類別:會議論文