完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, Cheng-Hungen_US
dc.contributor.authorLien, Wei-Chengen_US
dc.contributor.authorJou, Christina F.en_US
dc.date.accessioned2014-12-08T15:25:20Z-
dc.date.available2014-12-08T15:25:20Z-
dc.date.issued2005en_US
dc.identifier.isbn0-7803-9433-Xen_US
dc.identifier.urihttp://hdl.handle.net/11536/17714-
dc.description.abstractA highly-integrated, quad bands frequency synthesizer (802.11a/b/g and GSM/DCS1800) is presented in this paper. This circuit is a single-path solution and the chip size is only half of the other dual-band frequency synthesizer works. By 50% frequency division technique, the quad-bands signals can be generated. Total power consumption for simultaneously quad-bands operation is 105mW, with apply voltage of 1.8V. Die area is 1.62mm(2).en_US
dc.language.isoen_USen_US
dc.titleHighly-integrated, quad bands Delta Sigma fractional-N frequency synthesizer design in 0.18-mu m standard CMOS processen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5en_US
dc.citation.spage1542en_US
dc.citation.epage1545en_US
dc.contributor.department電信工程研究所zh_TW
dc.contributor.departmentInstitute of Communications Engineeringen_US
dc.identifier.wosnumberWOS:000237449902037-
顯示於類別:會議論文