完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLin, YPen_US
dc.contributor.authorLiang, LHen_US
dc.contributor.authorChung, PJen_US
dc.contributor.authorPhoong, SMen_US
dc.date.accessioned2014-12-08T15:25:23Z-
dc.date.available2014-12-08T15:25:23Z-
dc.date.issued2005en_US
dc.identifier.isbn0-7803-8834-8en_US
dc.identifier.issn0271-4302en_US
dc.identifier.urihttp://hdl.handle.net/11536/17776-
dc.description.abstractIn this paper we propose a semi-blind time domain equalizer (TEQ) design method that maximize SIR (signal-to-interference ratio) in frequency domain for VDSL systems. The proposed method exploits the training symbols in VDSL initialization using an eigen approach. Unlike earlier eigen based TEQ designs, the proposed method does not require the channel impulse response. The TEQ can be obtained by computing an eigenvector of a positive definite matrix that depends only on the averaged received VDSL symbols. Examples will be given to demonstrate that the proposed TEQ design method can effectively shorten the channel impulse response, and achieve very good bit rates with only a small number of training symbols.en_US
dc.language.isoen_USen_US
dc.titleA frequency-domain SIR maximizing time-domain equalizer for VDSL systemsen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGSen_US
dc.citation.spage3163en_US
dc.citation.epage3166en_US
dc.contributor.department電控工程研究所zh_TW
dc.contributor.departmentInstitute of Electrical and Control Engineeringen_US
dc.identifier.wosnumberWOS:000232002403037-
顯示於類別:會議論文