完整後設資料紀錄
DC 欄位語言
dc.contributor.authorHuang, Jie-Huangen_US
dc.contributor.authorWu, Jin-Weien_US
dc.contributor.authorChiou, Yi-Linen_US
dc.contributor.authorJou, Christina F.en_US
dc.date.accessioned2014-12-08T15:25:24Z-
dc.date.available2014-12-08T15:25:24Z-
dc.date.issued2009en_US
dc.identifier.isbn978-1-4244-4395-6en_US
dc.identifier.urihttp://hdl.handle.net/11536/17781-
dc.description.abstractA 24 / 60GHz dual-band millimeter-wave on-chip antenna fabricated in TSMC 0.13-mu m CMOS process is presented here. We design the feeding network by using the coplanar waveguide (CPW) structure. For the dual-band design, there are two major current paths to radiate. To avoid the harmonic frequency band of the low frequency-band, we add two strips to couple the harmonic frequency of the low frequency-band. Besides, the two strips let the higher frequency-band performance better. At this work, the simulator is based 3-D full-wave EM solver, Ansoft HFSS. The on-chip antenna size is 0.76 x 1.045 mm(2). The bandwidth of the lower band and higher is about 180MHz and 700MHz, respectively. The simulated gain is about -9dB for 24GHz and about 1 dB for 60GHzen_US
dc.language.isoen_USen_US
dc.titleA 24/60GHz Dual-Band Millimeter-Wave On-Chip Monopole Antenna Fabricated with a 0.13-mu m CMOS Technologyen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2009 IEEE INTERNATIONAL WORKSHOP ON ANTENNA TECHNOLOGY: SMALL ANTENNAS AND NOVEL METAMATERIALS (IWAT)en_US
dc.citation.spage17en_US
dc.citation.epage20en_US
dc.contributor.department電信工程研究所zh_TW
dc.contributor.departmentInstitute of Communications Engineeringen_US
dc.identifier.wosnumberWOS:000267753800005-
顯示於類別:會議論文