完整後設資料紀錄
DC 欄位語言
dc.contributor.authorWei, Hung-Juen_US
dc.contributor.authorMeng, Chinchunen_US
dc.contributor.authorYu, Sheng-Wenen_US
dc.date.accessioned2014-12-08T15:25:27Z-
dc.date.available2014-12-08T15:25:27Z-
dc.date.issued2009en_US
dc.identifier.isbn978-1-4244-2803-8en_US
dc.identifier.issn0149-645Xen_US
dc.identifier.urihttp://hdl.handle.net/11536/17847-
dc.identifier.urihttp://dx.doi.org/10.1109/MWSYM.2009.5165893en_US
dc.description.abstractA Broadband Gilbert Down-Converter with step-impedance rat-race coupler is demonstrated using 0.13 mu m standard CMOS technology. The proposed method utilizes higher effective dielectric-constant, phase-inverter and step-impedance techniques simultaneously to make the rat-race coupler more compact (similar to 64% reduction) and phase-balanced over a wide operating bandwidth. The down-converter has NF of 16 dB and LO-to-RF isolation of better than 35 dB. The mixer core consumes 2.9 mA at V(dd)=1.8 V.en_US
dc.language.isoen_USen_US
dc.subjectRat-race coupleren_US
dc.subjectphase inverteren_US
dc.subjectstep impedanceen_US
dc.subjectGilbert mixeren_US
dc.titleBroadband CMOS Gilbert Down-Converter Utilizing a Low-Loss Step-Impedance Rat-Race Coupleren_US
dc.typeProceedings Paperen_US
dc.identifier.doi10.1109/MWSYM.2009.5165893en_US
dc.identifier.journal2009 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-3en_US
dc.citation.spage1101en_US
dc.citation.epage1104en_US
dc.contributor.department電信工程研究所zh_TW
dc.contributor.departmentInstitute of Communications Engineeringen_US
dc.identifier.wosnumberWOS:000273507400277-
顯示於類別:會議論文


文件中的檔案:

  1. 000273507400277.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。