完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLi, KSMen_US
dc.contributor.authorLee, CLen_US
dc.contributor.authorSu, CCen_US
dc.contributor.authorChen, JEen_US
dc.date.accessioned2014-12-08T15:25:45Z-
dc.date.available2014-12-08T15:25:45Z-
dc.date.issued2004en_US
dc.identifier.isbn0-7695-2235-1en_US
dc.identifier.issn1081-7735en_US
dc.identifier.urihttp://hdl.handle.net/11536/18184-
dc.description.abstractThe crosstalk fault effects in deep sub-micron VLSI, namely, glitches and the crosstalk-induced delay, are investigated. The origin of their occurrence, relationship and importance in circuit operation are elucidated. It is shown that the crosstalk-induced delay is only superposition of the induced glitch with the original signal delay on the affected victim line; and crosstalk-induced delay is more important in affecting the circuit performance, and should be considered in more details for testing. A scheme which is to detect both types of faults in a unified way by just detecting glitches is proposed and studied considering the manufacture process variation. In this way, detection of crosstalk-induced faults becomes much easier.en_US
dc.language.isoen_USen_US
dc.titleA unified approach to detecting crosstalk faults of interconnects in deep submicron VLSIen_US
dc.typeProceedings Paperen_US
dc.identifier.journal13TH ASIAN TEST SYMPOSIUM, PROCEEDINGSen_US
dc.citation.spage145en_US
dc.citation.epage150en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000225878400024-
顯示於類別:會議論文