完整後設資料紀錄
DC 欄位語言
dc.contributor.authorCheng, KHen_US
dc.contributor.authorChen, CHen_US
dc.contributor.authorJou, CFen_US
dc.date.accessioned2014-12-08T15:25:55Z-
dc.date.available2014-12-08T15:25:55Z-
dc.date.issued2004en_US
dc.identifier.isbn0-7803-8511-Xen_US
dc.identifier.urihttp://hdl.handle.net/11536/18363-
dc.description.abstractA 1.5V supply, low power consumption and fast switching integer-N frequency synthesizer is presented. The synthesizer consists of LC-tank VCO with quadrature output, D-type flip-flop (DFF) prescalar, swallow-counter, phase-frequency detector, charge pump and 4(th) order loop filter. A noble design procedure for loop filter is also presented with the aid of MATLAB program. The phase noise of VCO is -106dBc/Hz @1MHz offset. Total power consumption of synthesizer is 20.5mW. Settling time is 40us. The synthesizer is fabricated by TSMC 0.25um CMOS technology, and is suitable for HiperLAN II and IEEE 802.11a lower side-band applications.en_US
dc.language.isoen_USen_US
dc.titleA low power, fast-switching frequency synthesizer of 5.2GHz WLANsen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGSen_US
dc.citation.spage1492en_US
dc.citation.epage1495en_US
dc.contributor.department電信工程研究所zh_TW
dc.contributor.departmentInstitute of Communications Engineeringen_US
dc.identifier.wosnumberWOS:000227342201166-
顯示於類別:會議論文