An on-chip jitter measurement circuit for the PLL

Abstract

A simple built-on-chip PLL jitter measurement circuit, which utilizes the vernier delay line principle, transforms timing difference signals into digital words and has a self calibration capability to minimize the mismatched error caused by the process variation, is proposed and demonstrated.