完整後設資料紀錄
DC 欄位語言
dc.contributor.authorTsai, WCen_US
dc.contributor.authorWang, SJen_US
dc.date.accessioned2014-12-08T15:27:06Z-
dc.date.available2014-12-08T15:27:06Z-
dc.date.issued2000en_US
dc.identifier.isbn0-7803-5747-7en_US
dc.identifier.urihttp://hdl.handle.net/11536/19338-
dc.description.abstractThis article presents a new systolic architecture for the main operation in an elliptic curve cryptosystem over the finite field GF(2(m)). This proposed architecture is actually a finite field multiplier and is used to implement the addition operation in the elliptic curs-e cryptosystem. We apply partitioning scheme and parallelize the main operation in a straightforward systolic architecture to speed up the operation and then apply merging and re-timing schemes in the partitioned architecture to future improve the performance of this architecture. We compare this architecture with some previously proposed systolic architectures for the finite field arithmetics. The comparison shows that our architecture offers the lowest hardware complexity. This architectures can be easily adopted to build a low-complexity elliptic curve cryptosystem.en_US
dc.language.isoen_USen_US
dc.titleA systolic architecture for elliptic curve cryptosystemsen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2000 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I-IIIen_US
dc.citation.spage591en_US
dc.citation.epage597en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000166107600131-
顯示於類別:會議論文