A 1.5 V CMOS balanced differential switched-capacitor filter with internal clock boosters

完整後設資料紀錄

DC 欄位	值	語言
dc.contributor.author	WU, CY	en_US
dc.contributor.author	WEY, WS	en_US
dc.contributor.author	YU, TC	en_US
dc.date.accessioned	2014-12-08T15:27:47Z	-
dc.date.available	2014-12-08T15:27:47Z	-
dc.date.issued	1995	en_US
dc.identifier.isbn	0-7803-2570-2	en_US
dc.identifier.issn	0277-674X	en_US
dc.identifier.uri	http://hdl.handle.net/11536/20032	-
dc.language.iso	en_US	en_US
dc.title	A 1.5 V CMOS balanced differential switched-capacitor filter with internal clock boosters	en_US
dc.type	Proceedings Paper	en_US
dc.identifier.journal	1995 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3	en_US
dc.citation.spage	1025	en_US
dc.citation.epage	1028	en_US
dc.contributor.department	電機學院	zh_TW
dc.contributor.department	College of Electrical and Computer Engineering	en_US
dc.identifier.wosnumber	WOS:A1995BD85N00257	-
顯示於類別：	會議論文