完整後設資料紀錄
DC 欄位語言
dc.contributor.authorYu, Yen-Tingen_US
dc.contributor.authorChan, Ya-Chungen_US
dc.contributor.authorSinha, Subarnaen_US
dc.contributor.authorJiang, Iris Hui-Ruen_US
dc.contributor.authorChiang, Charlesen_US
dc.date.accessioned2014-12-08T15:28:24Z-
dc.date.available2014-12-08T15:28:24Z-
dc.date.issued2012en_US
dc.identifier.isbn978-1-4503-1199-1en_US
dc.identifier.issn0738-100Xen_US
dc.identifier.urihttp://hdl.handle.net/11536/20560-
dc.description.abstractIn advanced fabrication technology, the sub-wavelength lithography gap causes unwanted layout distortions. Even if a layout passes design rule checking (DRC), it still might contain process hotspots, which are sensitive to the lithographic process. Hence, process-hotspot detection has become a crucial issue. In this paper, we propose an accurate process-hotspot detection framework. Unlike existing DRC-based works, we extract only critical design rules to express the topological features of hotspot patterns. We adopt a two-stage filtering process to locate all hotspots accurately and efficiently. Compared with state-of-the-art DRC-based works, our results show that our approach can reach 100% success rate with significant speedups.en_US
dc.language.isoen_USen_US
dc.subjectDesign for manufacturabilityen_US
dc.subjectprocess hotspoten_US
dc.subjectpattern matchingen_US
dc.subjectdesign rule checkingen_US
dc.subjectlithographyen_US
dc.titleAccurate Process-Hotspot Detection Using Critical Design Rule Extractionen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)en_US
dc.citation.spage1163en_US
dc.citation.epage1168en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000309256800172-
顯示於類別:會議論文