完整後設資料紀錄
DC 欄位語言
dc.contributor.authorHsiao, Yu-Chihen_US
dc.contributor.authorMeng, Chinchunen_US
dc.contributor.authorWu, Po-Yien_US
dc.contributor.authorHuang, Guo-weien_US
dc.date.accessioned2014-12-08T15:34:49Z-
dc.date.available2014-12-08T15:34:49Z-
dc.date.issued2013en_US
dc.identifier.isbn978-1-4799-1472-2en_US
dc.identifier.urihttp://hdl.handle.net/11536/23701-
dc.description.abstractA miniaturized phase-inverter rat-race and its wideband Gilbert up-converter is demonstrated in 0.13-mu m CMOS technology. The common-mode LO leakage can be absorbed by the isolated port of the rat-race coupler while the rate-race employed at RF port to combine the mixer differential output. A phase-inverter rat-race coupler with a stacked spiral-shape coplanar stripline (CPS) by multi-layer metals can highly reduce the chip size. Finally, the experimental results of up-converter shows the 1-dB conversion gain and 15 GHz RF bandwidth. The IF-to-RF isolation is about 50 dB and LO-to-RF isolation is about 23 dB, respectively.en_US
dc.language.isoen_USen_US
dc.subjectup-converteren_US
dc.subjectphase inverteren_US
dc.subjectrat-race coupleren_US
dc.title15 GHz Wideband CMOS Gilbert Up-Converter With Stacked Spiral-CPS Phase-Inverter Rat-Race Coupler at RF Porten_US
dc.typeProceedings Paperen_US
dc.identifier.journal2013 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC 2013)en_US
dc.citation.spage179en_US
dc.citation.epage181en_US
dc.contributor.department電機資訊學士班zh_TW
dc.contributor.departmentUndergraduate Honors Program of Electrical Engineering and Computer Scienceen_US
dc.identifier.wosnumberWOS:000330851900057-
顯示於類別:會議論文